


Radiation Hardened High Speed Integrated Circuits SERDES I/O for Extreme Operating Environments, Phase I

Completed Technology Project (2016 - 2016)



Project Introduction

Manned and robotic space missions require high-performance electronic control systems capable of operating for extended periods in harsh environments subject to radiation, extreme temperatures, vibration and shock. Semiconductor technologies capable of meeting these demanding requirements tend to have limited capabilities, are expensive, and are not easily configured for specific mission requirements. Leading-edge applications will benefit from the ability to implement high speed interconnect protocols between host processors and system slaves, such as sensors, actuators, power managers, imagers and transceivers. The development of a Radiation Hardened Serializer/Deserializer (SERDES) embedded macro is proposed for insertion into digital integrated circuits (ICs) suitable for scalable single and multi-core processors, special purpose logic functions and scalable memory blocks on a space-qualified, radiation hardened integrated circuit digital fabric. A NASA-funded Structured ASIC architecture is under development at Micro-RDC, capable of meeting space-grade requirements while creating a cost-effective, quick-turn development environment. The SASIC fabric will implement known Radiation-Hardened-By-Design (RHBD) techniques on an advanced 32nm CMOS SOI process, supporting high-density, high-speed low-power implementations. A unique Digital Logic Tile architecture with through-seal-ring connections allows the designer to define single or multi-core processors, dedicated logic functions, scalable memory blocks and user-defined I/Os; all on a single, scalable integrated circuit. The 32nm platform (fabric) development incorporates the RHBD building-blocks (e.g. flip-flops, gates, distributed memory, block memory, I/O) required for the systems designer to implement functional blocks for application-specific requirements. During this project a high speed SERDES physical layer macro will be developed for insertion into more complex digital processing elements.



Radiation Hardened High Speed Integrated Circuits SERDES I/O for Extreme Operating Environments, Phase I

Table of Contents


Project Introduction	1
Primary U.S. Work Locations and Key Partners	2
Project Transitions	2
Organizational Responsibility	2
Project Management	2
Technology Maturity (TRL)	2
Images	3
Technology Areas	3
Target Destinations	3

Radiation Hardened High Speed Integrated Circuits SERDES I/O for Extreme Operating Environments, Phase I

Completed Technology Project (2016 - 2016)



Primary U.S. Work Locations and Key Partners



Organizations Performing Work	Role	Type	Location
Microelectronics Research Development Corporation	Lead Organization	Industry	Colorado Springs, Colorado
● Jet Propulsion Laboratory(JPL)	Supporting Organization	NASA Center	Pasadena, California

Primary U.S. Work Locations	
California	Colorado

Project Transitions

▶ **June 2016:** Project Start

✓ **December 2016:** Closed out

Closeout Documentation:

- Final Summary Chart(<https://techport.nasa.gov/file/139904>)

Organizational Responsibility

Responsible Mission Directorate:

Space Technology Mission Directorate (STMD)

Lead Organization:

Microelectronics Research Development Corporation

Responsible Program:

Small Business Innovation Research/Small Business Tech Transfer

Project Management

Program Director:

Jason L Kessler

Program Manager:


Carlos Torrez

Principal Investigator:

Greg Pauls

Technology Maturity (TRL)

Start: **2**
Current: **3**
Estimated End: **3**




Radiation Hardened High Speed Integrated Circuits SERDES I/O for Extreme Operating Environments, Phase I

Completed Technology Project (2016 - 2016)




Images



Briefing Chart Image

Radiation Hardened High Speed Integrated Circuits SERDES I/O for Extreme Operating Environments, Phase I

(<https://techport.nasa.gov/image/129526>)



Final Summary Chart Image

Radiation Hardened High Speed Integrated Circuits SERDES I/O for Extreme Operating Environments, Phase I Project Image

(<https://techport.nasa.gov/image/136148>)

Technology Areas

Primary:

- TX04 Robotic Systems
 - └ TX04.2 Mobility
 - └ TX04.2.4 Surface Mobility

Target Destinations

The Moon, Mars, Outside the Solar System, The Sun, Earth, Others Inside the Solar System